

n-channel enhancement-mode VMOS Power FETs designed for . . .

Siliconix

January, 1979

Performance Curves VNK

- High Speed Line Drivers
- TTL to High Current Interface
- CMOS to High Current Interface
- Transformer Drivers
- Relay Drivers
- LED Digit Strobe Drivers

BENEFITS

- Directly Interfaces to CMOS, TTL, DTL and MOS Logic Families
- Permits More Efficient and Compact Switching Designs
- Reduces Component Count and Design Time/Effort
 - Drives Inductive Loads Directly
 - Fan Out From CMOS Logic > 100
 - Easily Paralleled with Inherent Current Sharing Capability
 - High Gain
- Improves Reliability
 - Free From Secondary Breakdown Failures and Voltage Derating
 - Current Decreases as Temperature Increases
 - Input Protected From Static Discharge


ABSOLUTE MAXIMUM RATINGS

Maximum Drain-Source Voltage	60 V
Maximum Drain-Gate Voltage	60 V
Maximum Continuous Drain Current	0.5 A
Maximum Pulsed Drain Current	1.0 A
Maximum Continuous Forward Gate Current	0.5 mA
Maximum Pulsed Forward Gate Current (Note 1)	10 mA
Maximum Continuous Reverse Gate Current	10 mA
Maximum Forward Gate-Source Voltage	15 V
Maximum Reverse Gate-Source Voltage	0.3 V
Maximum Dissipation at 25°C Ambient Temperature	1 W
Linear Derating Factor	8 mW/°C
Maximum Junction Temperatures	-40°C to +150°C
Maximum Storage Temperatures	-40°C to +150°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

NOTE:

1. Pulse Test — 80 μ s pulse, 1% duty cycle.

TO-237
(TO-92 PLUS)





ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic		Min	Typ	Max	Unit	Test Conditions
1	BV _{DSS} Drain-Source Breakdown	60			V	V _{GS} = 0 V, I _D = 100 μ A
2	V _{GS(th)} Gate Threshold Voltage	0.3		2.5	V	V _{DS} = V _{GS} , I _D = 1 mA
3	I _{GSS} Gate-Body Leakage			10	nA	V _{DS} = max rating, V _{GS} = 0
4	I _{DSS} Zero Gate Voltage Drain Current			10	μ A	V _{DS} = 40 V, V _{GS} = 0
5	I _{D(on)} ON-State Drain Current	0.2			A	V _{DS} = 25 V, V _{GS} = 5 V
6		0.75	1.5			V _{DS} = 25 V, V _{GS} = 10 V
7	V _{DS(on)} Drain-Source ON Voltage			2.5	V	V _{GS} = 10 V, I _D = 0.5 A
8	g _{fs} Forward Transconductance	100	200		mS	V _{DS} = 15 V, I _D = 0.5 A
9	C _{iss} Input Capacitance		48		pF	V _{DS} = 25 V, f = 1 MHz
10	C _{oss} Output Capacitance		16			
11	C _{rss} Feedback Capacitance		2			
12	t _{ON} Turn-ON Time		5		ns	See Test Circuit for VNK (Section 3)
13	t _{OFF} Turn-OFF Time		5			

NOTES: 1. Pulse test — 80 μ s pulse, 1% duty cycle.
2. Sample test.

VNK

Power Dissipation vs Case or Ambient Temperature

DC Safe Operating Region
T_A = 25°C


n-channel enhancement-mode VMOS Power FETs

TYPICAL PERFORMANCE CURVES (25°C unless otherwise noted)


Siliconix
January, 1979

VN10KM


Output Characteristic




Saturation Characteristics



Transfer Characteristics



Transconductance vs Drain Current



MECHANICAL DATA

